## REMARKS

Claims 1-4 are presented for consideration, with Claim 1 being independent.

Claims 1-4 stand rejected under 35 U.S.C. §102(e) as allegedly being anticipated by <u>Furuhashi</u> '205. This rejection is respectfully traversed.

Applicant's invention as set forth in Claim 1 relates to a picture display apparatus for displaying a picture in response to inputted picture signals of an arbitrary format. The apparatus includes a picture display unit having an arranged matrix of dots for picture display, and picture display unit drive means for converting inputted picture signals into display picture signals adapted for display on the picture display unit and generating drive timing signals for driving the picture display unit, with the picture display unit drive means including a picture memory for storing picture signals inputted into the picture memory. In addition, display position detection means detects a picture display position on the picture display unit based on the display picture signals and the drive timing signals. Display position control means controls a timing of admission of the inputted picture signals to the picture memory, which is included in the picture display unit drive means, based on the detected display position data from the display position detection means.

In accordance with Applicant's claimed picture display apparatus, a picture display position can be readily adjusted.

The <u>Furuhashi</u> patent relates to a liquid crystal display control device for use with a computer 101 and a liquid crystal display panel 124. As shown in Figure 1, a display timing generating circuit 120 outputs video signals after a timing adjustment as display data 121 and a display timing signal 122 to the liquid crystal display panel 124. The Office Action asserts that position control means for detecting the picture display position is provided by a memory

access reconciling signal 123, and that display position control means for controlling a timing of admission of the inputted picture signals is met by a frame/line memory control circuit 112.

In response to these assertions, it is respectfully submitted that the memory access reconciling signal 123 is understood to be based on a synchronous signal 103 and a resolution judgement results 118, is synchronized with the display timing of the liquid crystal display panel 124, and is output by the display timing generating circuit to the frame/line memory control circuit 112. As understood, the control circuit controls a timing of readout of the data from the frame memory 110 based on the memory access reconciling signal 123 (see column 8, lines 21-33). Accordingly, it is submitted that <u>Furuhashi</u> fails to teach or suggest, <u>interalia</u>, display position detection means for detecting a picture display position on the picture display unit based on display picture signals and drive timing signals, and display position control means for controlling a timing of admission of the inputted picture signals to the picture memory based on the detected display position data. In <u>Furuhashi</u>, the frame/line memory control circuit 112 controls a timing of readout of the data from the frame memory 110 and a line memory 111 (see column 7, lines 55-65).

Therefore, reconsideration and withdrawal of the rejection of Claims 1-4 under 35 U.S.C. §102(e) is respectfully requested.

Accordingly, it is submitted that Applicant's invention as set forth in independent Claim 1 is patentable over the cited art. In addition, dependent Claims 2-4 set forth additional features of Applicants' invention. Independent consideration of the dependent claims is respectfully requested.

Applicant's undersigned attorney may be reached in our Washington, D.C. office by telephone at (202) 530-1010. All correspondence should continue to be directed to our below-listed address.

Respectfully submitted,

Attorney for Applicant

Scott D. Malpede

Registration No. 32,533

FITZPATRICK, CELLA, HARPER & SCINTO 30 Rockefeller Plaza
New York, New York 10112-3801
Facsimile: (212) 218-2200

SDM\rnm

DC\_MAIN 141043 v 1